


Homework 3

(Due date: March 17th @ 5:30 pm)


Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (11 PTS)

a) Complete the timing diagram of the circuits shown below. (5 pts)




b) Complete the timing diagram of the circuit shown below: (6 pts)




PROBLEM 2 (17 PTS)

Complete the timing diagram of the circuit shown below. Get the excitation equation for Q (10 pts)



$$Q_{t+1} \leftarrow$$

Complete the timing diagram of the circuit shown below. Get the excitation equation for Q. (7 pts)



$$Q_{t+1} \leftarrow$$

PROBLEM 3 (10 PTS)

- a) Complete the timing diagram of the circuit whose VHDL description is shown below. Also, get the excitation equation for q .

```
library ieee;
use ieee.std_logic_1164.all;

entity circ is
  port (prn, clk, a, x: in std_logic;
        q: out std_logic);
end circ;
```

architecture a of circ is

signal qt: std_logic;


begin

process (prn, clk, x, a)

begin

if prn = '0' then
 qt <= '1';

```
    elsif (clk'event and clk = '1') then
      if x = '1' then
        qt <= a xnor qt;
      end if;
    end if;
  end process;
  q <= qt;
end a;
```





$q(t+1) \leftarrow$

- b) With a flip flop and logic gates, sketch the circuit whose excitation equations is given by (4 pts):

$$Q(t+1) \leftarrow (x + y) \oplus Q(t)$$


PROBLEM 4 (10 PTS)

- Complete the timing diagram of the following 4-bit parallel access shift register with enable input.
When $E=1$: If $s_1=0$ (shifting operation). If $s_1=1$ (parallel load) Note that $Q = Q_3Q_2Q_1Q_0$. $D = D_3D_2D_1D_0$



PROBLEM 5 (12 PTS)

- Given the following circuit, complete the timing diagram (signals DO , DI , Q , and $DATA$). The LUT 6-to-6 implements the following function: $OLUT = [ILUT^{0.5}]$, where $ILUT$ is an unsigned number.
Example: $ILUT = 53 (110101_2) \rightarrow OLUT = [53^{0.5}] = 8 (001000_2)$



PROBLEM 6 (22 PTS)

- For the following circuit, complete the timing diagram and get the excitation equations of the flip flop outputs. $R = R_3R_2R_1R_0$.
 $R_3(t+1) \leftarrow$
 $R_2(t+1) \leftarrow$
 $R_1(t+1) \leftarrow$
 $R_0(t+1) \leftarrow$
- Write the VHDL for the given circuit and simulate your circuit.
 - Write structural VHDL code. Create two files: i) flip flop, ii) top file (where you will interconnect the flip flops and the logic gates). (10 pts)
 - Write a VHDL testbench according to the timing diagram shown below (100 MHz clock with 50% duty cycle). Run the simulation (Behavioral Simulation). Verify the results: compare them with the manually completed timing diagram (8 pts)
- Upload (as a .zip file) the following files to Moodle (an assignment will be created):
 - VHDL code files and testbench.
 - A screenshot of your Vivado simulation results for (it should all the values for R).

